Efabless Logo

X-Fab 10-bit address x 32 bit data single-port SRAM

  • 1.8V digital I/O

Pins

Name Description Type Direction Vmin Vmax
CLK clock input signal input -0.5 VDD18M + 0.3
RDY test output signal output -0.5 VDD18M + 0.3
CEn memory enable (sense inverted) signal output -0.5 VDD18M + 0.3
WEn write enable (sense inverted) signal output -0.5 VDD18M + 0.3
OEn output enable (sense inverted) signal input -0.5 VDD18M + 0.3
A<9:0> Memory address bus (10 bits) digital output -0.5 VDD18M + 0.3
Q<31:0> Memory data output (32 bits) digital output -0.5 VDD18M + 0.3
D<31:0> Memory data input (32 bits) digital input -0.5 VDD18M + 0.3
VDD18M Digital power supply power inout 3.0 3.6
VSSM Digital Ground ground inout 0 0

Global Conditions

Name Typical Minimum Maximum Units
VDD18M 1.8 V
Ground 0 V

Physical Parameters

Parameter Typical Minimum Maximum Units
device_area µm²
area µm²
width µm
height µm
DRC_errors
LVS_errors

Figure(s)

XSPRAM_1024X32_M8P_symbol.svg

Figure 1

Performance Characteristics

Summary

Catalog ID

XSPRAM_1024X32_M8P

IP Provider

foundry

Designer

X-Fab

Type

Hard IP

Node

180nm

Vendor

X-FAB

Foundry

X-FAB

Process

EFXH018D

Category

Bandgap

Certifications

Licensing

Info

Contact Designer

Maturity

Stage

layout

# of Tries

16

Library Package

Version

3.0

Version Date

Aug 02, 2018