Efabless Logo

X-Fab 12-bit address x 32 bit data single-port SRAM

  • 4096 x 32 bit block
  • 12-bit address
  • single-port
  • Typical cycle time 5.154 ns
  • Worse case cycle time 9.860 ns
  • Power consumption 0.160 mW/MHz
  • Typical access time 3.327 ns
  • Height = 708.0 um
  • Length = 1199.0 um
  • Area = 0.849 mm2

Pins

Name Description Type Direction Vmin Vmax
CLK clock input signal input -0.5 VDD18M + 0.3
RDY test output signal output -0.5 VDD18M + 0.3
CEn memory enable (sense inverted) signal output -0.5 VDD18M + 0.3
WEn[31:0] write enable (32 bits, sense inverted) signal output -0.5 VDD18M + 0.3
OEn output enable (sense inverted) signal input -0.5 VDD18M + 0.3
A[11:0] Memory address bus (12 bits) digital output -0.5 VDD18M + 0.3
Q[31:0] Memory data output (32 bits) digital output -0.5 VDD18M + 0.3
D[31:0] Memory data input (32 bits) digital input -0.5 VDD18M + 0.3
VDD18M Digital power supply power inout 3.0 3.6
VSSM Digital Ground ground inout 0 0

Global Conditions

Name Typical Minimum Maximum Units
VDD18M 1.8 V
Ground 0 V

Figure(s)

Performance Characteristics

Summary

Catalog ID

XSPRAMBLP_4096X32_M16P

IP Provider

N/A

Designer

X-FAB

Type

Hard IP

Node

180nm

Vendor

X-FAB

Foundry

X-FAB

Process

EFXH018D

Category

Static Random-Access Memory

Certifications

icon

Licensing

Info

Contact Designer

Maturity

Stage

silicon

# of Tries

6

Library Package

Version

1.0

Version Date

Jul 10, 2019