Efabless Logo

High Speed SRAM (8kB)

X-FAB

X-Fab 11-bit address x 32 bit data single-port SRAM

  • 2048 words
  • 32 bits per word
  • single-port

Pins

Name Description Type Direction Vmin Vmax
CLK clock input signal input -0.5 VDD18M + 0.3
RDY test output signal output -0.5 VDD18M + 0.3
CEn memory enable (sense inverted) signal output -0.5 VDD18M + 0.3
WEn[31:0] write enable (32 bits, sense inverted) signal output -0.5 VDD18M + 0.3
OEn output enable (sense inverted) signal input -0.5 VDD18M + 0.3
A[10:0] Memory address bus (11 bits) digital output -0.5 VDD18M + 0.3
Q[31:0] Memory data output (32 bits) digital output -0.5 VDD18M + 0.3
D[31:0] Memory data input (32 bits) digital input -0.5 VDD18M + 0.3
VDD18M Digital power supply power inout 3.0 3.6
VSSM Digital Ground ground inout 0 0

Global Conditions

Name Typical Minimum Maximum Units
VDD18M 1.8 V
Ground 0 V

Figure(s)

Performance Characteristics

Summary

Catalog ID

XSPRAMBLP_2048X32_M16P

Provider

N/A

Designer

X-FAB

Type

N/A

Node

180nm

Vendor

X-FAB

Foundry

N/A

Process

EFXH018D

Category

Static Random-Access Memory

Certifications

Licensing

Info

Contact Designer

Maturity

Stage

silicon

Library Package

Version

1.0

Version Date

Jul 24, 2019