Efabless Logo

The Raven-SoC is the synthesized digital core of a full-chip implementation of the PicoSoC PicoRV32 RISC-V CPU, in X-Fab XH018. It contains the CPU and digital subsystems for GPIO, UART, Flash SPI control, SRAM control, and control of a number of analog subsystems defined by the Raven chip.

  • 16 channel GPIO
  • UART
  • QSPI flash controller
  • SRAM interface

Physical Parameters

Parameter Typical Minimum Maximum Units
device_area µm²
area µm²
width µm
height µm
DRC_errors
LVS_errors

Figure(s)

raven_soc_symbol.svg

Figure 1

Performance Characteristics

Summary

Catalog ID

RAVEN_SOC

Provider

community

Designer

efabless engineering

Type

Hard IP

Node

180nm

Vendor

efabless

Foundry

X-FAB

Process

EFXH018D

Category

Bandgap

Certifications

Licensing

Per-use

$0

Royalty

$0

Maturity

Stage

layout

Library Package

Version

11.0

Version Date

Jul 25, 2018