This is SOC project for implementing opensource riscv core on Efabless Shuttle. Verilog core belongs ultraembedded team. You can visit https://github.com/ultraembedded/riscv/

Refer to README for this sample project documentation.