An implementation of a RV32I Single-Cycle Risc-V Core in System Verilog, as well as taking a RTL design through the tapeout process in collaboration with Google and Efabless in the Open MPW-7 Shuttle.
Known Issues:
- ECALL / EBREAK are not implemented.
- Control and Status Register Instructions are not implemented.
- Timer and Counters as a result of issue 2 are also not implemented.
Desires and Goals to improve upon the core for future shuttles:
- Implementing pipeling
- Implementing data fowarding
- Implementing Branch Prediction
- Implementing Out of Order Execution
- Implement remaining extensions to classify as RV32G
Questions and Inquiries can be directed to gbotkin1999@gmail.com