This project is a Soc based on Caravel open source project. I have added a simple little core to integrate the RTC inside the microcontroller. The Risc-V can interface with it with LA and Wishbone busses. My source cod is under /verilog/rtl/RTCClock.v