Efabless Logo
Universal Shift Register
public project
GFMPW-0   
  • The design is written in verilog using structural model
  • With the current implementation the design performs the following operations based on a control input:
    • Parallel Load
    • Right shift
    • Left shift
    • Serial-In
Description

8-bit Universal Shift register that performs various operations based on a control input

Process

gf180mcuC