This is a second test-design which provides several automatically generated standard cells directly attached to the IO's and to the logic analyzer, so that these standard cells can be tested. This is the second test-design with additional standard cells.
1
gf180mcuC