This project makes additional, external HyperRAM memory (Cypress S27KL0641 8MB or similar) accessible to SoC via Wishbone bus.
Functionality implemented inside HyperRAM driver / limitations:
Project instantiates HyperRAM controller for external memory chip (8MB version) connected to management SoC via Wishbone bus.
gf180mcuC