An award winning serial RISCV SoC from Olof Kindgren. This project incorporates 3 separate serv cores in various configurations. Each core is attached to a serial scan-chain to shift in and out the wishbone bus to each. One makes use of the SRAM IP block, another uses DFFs and library scanflops. Finally there is a vanilla RTL version.