The aim of project is to design a co-processor for floating point arithmetic and encryption operations. The chip contains a Floating Point Unit (F.P.U) and a AES-128 accelerator. The project also implements asynchronous assert and synchronous removal of reset to avoid hold timing violations.
Final
acc
sky130A