Logo

SoC Now

public

Introduction

  • This Mini SoC Generator will generate an System on Chip (SoC)
  • It will be based on RISC-V ISA (IMFC extensions) (32-bit)
  • It will take specifications of the SoC as parameters
  • All the Modules will be parametrised and re-usable, for anyone who requires just a single part instead on an entire SoC
  • High Level approaches will be used by using CHISEL (Constructing Hardware in Scala Embedded Language)

Scope

  • There will be parameters to select the extensions, which will be included in core.
    • Integer (I) extension will be the base extension
    • Multiplication (M) extension will be optional
    • Floating-Point (F) extension will be optional
    • Compressed (C) extenison will be optional
  • There will be parameters to select device(s) as well, to include in the SoC (any one or all can be selected). The list of devices are as follows.
    • GPIO
    • UART
    • SPI
    • SPI-Flash
  • There will be parameters to select Bus Architecture which will be the communication medium within the SoC. The choices for Bus Architecture are:
    • Tilelink Uncached (TL-UL)

Block Diagram

If you are collaborating on this project, please click here to access your collaboration files, and click "Accept Share" in the actions column if you haven't done so already.

Owner

Shahzaib Kashif

Summary

An open source Mini SoC Generator which will generate SoC based on parameters.

Version

0.1

Category

processor

Process

sky130A

Shuttle Tags

SSCS-21