Dadda multiplier is a type of binary multiplier which uses less munber of gates when compared to Wallace tree multipliers. A conventional Dadda multiplier uses a selection of half and full adders to sum the partial product in stages(Dadda reduction). A modified Dadda multiplier uses 3:2 compressors to further reduce the speed and improve the efficiency of the design. The multiplier design uses two 8-bit inputs(A and B) to produce a 16-bit output.
3
gpio
sky130A