The project is aimed at multi-axis motion control sub-system development. It integrates a RISC V 32I processor with motor control module and is a complete SoC. The processor can boot from external flash (SPI interface) and supports vectored interrupts.
UETRV-ECore: An embedded class RISC V based Motor Control SoC
processor
sky130A