This profile is not a member of any organization.

C/C++ Cadence Encounter Python Verilog VHDL

Academic: Research Academic: Student Circuits: Microcontrollers Digital: DFT Digital: Placement and Routing Digital: RTL Digital: Synthesis Digital: Verification SoC: Floorplanning System: FPGA Programming System: PCB

This profile has no badges.