Efabless Logo

Tag Search

"profiles" search for "interests": ASIC Verification
Open Search

Number of Results: 3

entry image

CHIRAG KASLIWAL

Specialized Engineer in VLSI Design

Skills

Analog/Digital Circuit Design C/C++ Scilab Verilog VLSI/ASIC and SoC Development

Area of Expertise

ASIC Design/Verification Digital-RTL
entry image

Sriharsha Ganti

Dynamic and career-oriented VLSI Verification Trainee. Looking for a responsible position as a VLSI verification engineer with a view to utilize and enhance my skills and experience towards professional and personal growth.

Skills

C/C++ System Verilog Verilog perl sva c questa sim

Area of Expertise

Academic: Student
entry image

devang gajjar

Skills

C/C++ Perl Python System Verilog Verilog VHDL

Area of Expertise

Circuits: Microcontrollers Digital: RTL Digital: Synthesis Digital: Verification System: FPGA Programming