Efabless Logo

Tag Search

"profiles" search for "skills": Computer Architecture
Open Search

Number of Results: 5

entry image

Amogh Avinash

Skills

C/C++ Computer Architecture System Verilog UVM Verilog

Area of Expertise

Academic: Student
entry image

Siddesh Patil

Skills

Verilog FPGA Digital Electronics Computer Architecture

Area of Expertise

Digital: RTL Digital: Verification
entry image

Roman Brunner

Skills

C/C++ Matlab Octave Python Software Developer Verilog Computer Architecture

Area of Expertise

Academic: Research Academic: Teaching Circuits: Memory System: FPGA Programming
entry image

Raj Nirmal

Skills

System Verilog Verilog computer Architecture RTL Design

Area of Expertise

Academic: Student
entry image

Ashwin Krishna Mani

I am currently a Design Verification Intern and I am looking to bolster my thought processes more in this world of RTL Design and Computer Architecture

Skills

C/C++ Python System Verilog Verilog RTL Design Computer Architecture

Area of Expertise

Academic: Student