Efabless Logo

Tag Search

"profiles" search for "interests": Hardware Acceleration
Open Search

Number of Results: 4

entry image

Dilip Singh

A researcher and VLSI guy

Skills

C/C++ Cadence Encounter Cadence Virtuoso Calibre Matlab Python System Verilog Tanner L-Edit Tcl/Tk Verilog

Area of Expertise

Academic: Research Circuits: Filters Circuits: Signal Processing Digital: Placement and Routing Digital: RTL Digital: Synthesis System: FPGA Programming
entry image

Husni Mahdi

System Architect Design Engineer

Skills

Cadence System Verilog UVM Verilog Vivado Xcelium

Area of Expertise

Digital: Verification
entry image

João David Moniz Vieira

Im a software engineer mostly dev-ops but have a passion for eletronics

Skills

C/C++ Python Software Developer

Area of Expertise

Academic: Student
entry image

Josh Ennis

Electrical Engineering Student at the University of North Texas. Aspiring Digital IC Designer.

Skills

Matlab Python VHDL

Area of Expertise

Academic: Student