Efabless Logo

Tag Search

"profiles" search for "interests": space
Open Search

Number of Results: 6

entry image

Ryan Portocarrero

Skills

C/C++ Matlab Python Software Developer Verilog VHDL

Area of Expertise

Academic: Student
entry image

Serhii Shyran

Start-Up Dev

Skills

sysadmin

Area of Expertise

system builder
entry image

snalvc

Senior software engineer in Tron Future Tech. My work is related to CPU/FPGA heterogeneous computing for radar signal processing. Capable of designing RTL IP, implementing Linux kernel driver and system software programming.

Skills

C/C++ Python Verilog

Area of Expertise

Digital: RTL System: FPGA Programming
entry image

Devadut S Balan

I am Electronics and Communications Engineering

Skills

C/C++ Matlab Python Software Developer Verilog

Area of Expertise

Academic: Student
entry image

Anton Balbekov

Skills

C/C++ Cadence Virtuoso Calibre Leadership Netgen Python SKILL Software Developer Spectre System Verilog Tcl/Tk Verilog

Area of Expertise

Academic: Research Analog: Design Analog: Layout Analog: Modeling Analog: Simulation Analog: Verification Business: Patents CAD: Scripting CAD: Tool Development Circuits: Memory Digital: Placement and Routing Digital: Synthesis Digital: Verification SoC: Floorplanning SoC: Verification System: Power Integrity
entry image

Jair Garcia Lamont

Designer specialized on VLSI radiation tolerant architectures and circuits

Skills

System Verilog T-Spice Tanner L-Edit UVM-Functional Verification

Area of Expertise

Academic: Research Circuits: Communication Digital: RTL Digital: Verification