Efabless Logo

Tag Search

"profiles" search for "skills": Synopsys Tools
Open Search

Number of Results: 3

entry image

Mohamed Ali Younis

Skills

C/C++ Cadence Virtuoso Leadership Magic CAD Matlab System Verilog Tcl/Tk Verilog ASIC Synopsys Tools

Area of Expertise

Academic: Student Digital: Placement and Routing Digital: Synthesis
entry image

Angel Trujillo

ASIC Designer with experience in Back-end & Front-end stages for ASIC design flow.

Skills

Cadence Tools Cadence Virtuoso Calibre Scilab Synopsys Tools System Verilog Tanner L-Edit Tcl/Tk Verilog

Area of Expertise

Analog: Layout CAD: Scripting Circuits: Microcontrollers Digital: Placement and Routing Digital: RTL Digital: Synthesis SoC: Floorplanning System: FPGA Programming
entry image

Mohammed Fayiz Ferosh

I'm a BTech Electronics and Instrumentation graduate and an electronics enthusiast who was inspired by the open-source silicon technology and it's accomplishment and aim to build a career for myself in VLSI specifically as an ASIC Physical Design Engineer.

Skills

C/C++ Python Tcl/Tk Verilog Synopsys Tools opensource EDA Tools ASIC Physical Design

Area of Expertise

Academic: Student Business: Design Services CAD: Scripting Circuits: Microcontrollers Digital: Placement and Routing Digital: Synthesis SoC: Floorplanning