Efabless Logo

Tag Search

"profiles" search for "interests": Processors
Open Search

Number of Results: 8

entry image

J. Rodriguez

Mixed background in computer science, applied mathematics and electrical engineering. Expert in algorithms to custom core development, system architecture, integration and functional verification.

Skills

C/C++ System Verilog System-C VHDL

Area of Expertise

Academic: Research Digital: RTL Digital: Synthesis Digital: Verification System: FPGA Programming
entry image

Abdul Moiz Sheikh

A student of Electrical Engineering excited about ASIC design. My interests include Co-Processors and Computer Architecture.

Skills

C/C++ Cadence Virtuoso Matlab openlane Python Verilog

Area of Expertise

Academic: Student
entry image

Lachlan Munday

Skills

C/C++ Verilog

Area of Expertise

Digital: RTL
entry image

Subhojit Basu

Electronics Engineer. Design Embedded Systems , Firmware professionally and fiddle with others :)

Skills

C/C++ ngspice Octave Python Verilog

Area of Expertise

Circuits: Microcontrollers Digital: RTL System: PCB
entry image

Ruben Chaudhary

Skills

C/C++ Python

Area of Expertise

Academic: Student Miscellaneous: Cryptography System: Test Equipment System: Test Programming
entry image

Jerónimo del Angel Argüelles

Skills

C/C++

Area of Expertise

Academic: Student
entry image

Sihawi A. Khalid

Skills

C/C++ Cadence Virtuoso Calibre ngspice Python Spectre Verilog VHDL

Area of Expertise

Academic: Research Academic: Teaching Circuits: Microcontrollers Circuits: Sensors System: FPGA Programming
entry image

Angel Ramses Navarro Lopez

Skills

C/C++ Python System Verilog Verilog

Area of Expertise

Academic: Research Academic: Student Circuits: Microcontrollers Digital: Placement and Routing Digital: RTL Digital: Synthesis Digital: Verification System: Test Equipment System: Test Programming