Efabless Logo

Tag Search

"profiles" search for "skills": Synopsys fusion compiler
Open Search

Number of Results: 2

entry image

karunakar reddy kesamreddy

I am a professional in the field of Chip Design, Primary working on Synthesis, Physical Design, Static Timing Analysis and Physical Verification

Skills

Cadence Virtuoso Cadence Innovus Cadence Genus Synopsys Prime Time Synopsys IC Compiler 2 Synopsys Fusion Compiler Synopsys Design Compiler Tweaker Synopsys IC Validator Seimens Calibre

Area of Expertise

Analog: Design Digital: Synthesis Physical Design Physical Verification Static Timing Analysis
entry image

Peter Colyer

Chip Physical Design CAD Expert with 4nm Experience. Excels at unusual assignments and large scripting/programming projects. Strong debug skills. Strong Python skills. Available for full time, part time, tutoring, mentoring, consulting. ** https://www.linkedin.com/in/petercolyer ** Chip Physical Design and CAD Flow Development; Prior Roles in Reliability, Test, and ASIC Development; Software Development. • Digital Physical Implementation; • CAD Flow Script Development; • Design Rule Manual Interpretation/Application; • BS Physics Siena College, Magna Cum Laude; • BS Electrical and Computer Engineering Clarkson University, with Great Distinction; • MS Electrical Engineering Syracuse University. Based in California USA; Based in USA

Skills

C/C++ Cadence Encounter Cadence Virtuoso Calibre Collaboration Debugging Extraction Correllation Flow Runtime Optimization Innovus Machine Learning Perl Power Performance Area Optimization PyTest Python Root Cause Analysis SKILL Software Development STA Correlation Synopsys fusion compiler Tcl/Tk Teamwork Technology Node Install Verilog

Area of Expertise

CAD: Scripting Digital: Placement and Routing Digital: Verification PPA PPA Optimization RISC-V SoC: Floorplanning SoC: Verification SRAM System: Chip Integration