Efabless Logo

Tag Search

"profiles" search for "interests": Mixed Signal IC Design
Open Search

Number of Results: 7

entry image

Christoph Maier

Mad Scientist

Skills

C/C++ Cadence Virtuoso Calibre Eagle CAD SKILL Spectre Verilog

Area of Expertise

Analog: Design Analog: Modeling Analog: Simulation Digital: Synthesis Miscellaneous: Neural Networks
entry image

Syed Usman Amin

Skills

C/C++ Cadence Encounter Cadence Virtuoso Calibre Verilog

Area of Expertise

Academic: Research Analog: Design Analog: Modeling Analog: Simulation Circuits: Sensors System: FPGA Programming System: PCB System: Test Programming
entry image

Sonia Kiran

I am a Masters fellow student of RFCS2 Lab in IC Designing.

Skills

Cadence Virtuoso Calibre IC Matlab ngspice Python Verilog

Area of Expertise

Analog: Design Analog: Layout Analog: Verification Circuits: Signal Processing Digital: Placement and Routing Digital: RTL Digital: Synthesis Digital: Verification Miscellaneous: Cryptography
entry image

Santunu Sarangi

An energetic semiconductor professional with varied experience in the field of research, teaching and IC design. 📌 More than 6 years of experience in analog and mixed signal IC design. 📌 3 years of mentoring experience in analog circuit and layout design. 📌 Been part of the 4 complete IC development project. 📌 Inventor and co-inventor of 2 patents (filed) in the field of high-speed data path communication. 📌 Published few research papers with more than 30 engineering citations. 📌 6 month experience as a lead role in standard cell library development in a leading semiconductor organisation. 📌 more than 4 years of teaching experience in under-graduate electronics engineering courses.

Skills

Cadence Virtuoso Calibre ngspice Spectre Tanner L-Edit Tcl/Tk

Area of Expertise

Academic: Research Academic: Teaching Analog: Design Analog: Layout Analog: Simulation Analog: Verification Circuits: Power Management
entry image

Luis Esteban

Electrical Engineer interested in the design of mixed signal ASICs

Skills

Digital flow Cadence Synopsys Signal Processing

Area of Expertise

Digital design
entry image

Ying Jiun Low

Skills

C/C++ Cadence Encounter Cadence Virtuoso Calibre Matlab Python Spectre System Verilog Tcl/Tk Verilog

Area of Expertise

Academic: Research Academic: Student
entry image

Chetan Ahlawat

I love to learn and make things. RF, power electronics and AI/ML get me really wondering, what could we do with all of them.

Skills

C/C++ Eagle CAD Octave Python Software Developer

Area of Expertise

Academic: Research Analog: Design Circuits: Power Management Circuits: Sensors Circuits: Signal Processing System: FPGA Programming