Efabless Logo

Tag Search

"profiles" search for "interests": RiscV
Open Search

Number of Results: 12

entry image

Per Magnus Østhus

Skills

C/C++ Perl Python System Verilog Tcl/Tk Verilog

Area of Expertise

Digital: RTL Digital: Synthesis
entry image

Arun Jeevaraj

ASIC Developer at Ericsson, trying hands with the open source tool flow.

Skills

C/C++ System Verilog System-C

Area of Expertise

Digital: RTL
entry image

Daniel Ellerbrock

Skills

C/C++ Eagle CAD Leadership Matlab Python

Area of Expertise

Academic: Student System: Test Programming
entry image

Simon Thijs de Feber

Skills

C/C++ Cadence

Area of Expertise

Digital: RTL Digital: Synthesis Digital: Verification
entry image

HaiYang Yu

A Geek

Skills

C/C++ Cadence Virtuoso Matlab Python Tcl/Tk Verilog

Area of Expertise

Circuits: Microcontrollers System: FPGA Programming
entry image

Shaheer Sajid

Just a person trying to build a fully featured RISC-V micro-controller and looking cool :)

Skills

C/C++ Eagle CAD Matlab Verilog

Area of Expertise

Academic: Student Circuits: Microcontrollers System: FPGA Programming
entry image

Charlie Smith

Working on a PhD in electronics and nanofabrication at the University of Glasgow. Interested in designing CPUs and SoCs with RISC-V.

Skills

C/C++ Python Tanner L-Edit Verilog

Area of Expertise

Academic: Research Academic: Student Circuits: Microcontrollers System: Fabrication Process System: FPGA Programming System: PCB
entry image

Viacheslav Vinorgadov

Skills

Cadence Virtuoso Matlab Octave Python System Verilog Tcl/Tk Verilog VHDL

Area of Expertise

Circuits: Communication
entry image

Berna Ors Yalcin

Berna Örs Yalçın received the Electronics & Communication Engineering degree and the MSc degree in 1995 and 1998, respectively, both from the Istanbul Technical University (ITU), Turkey. She received the Electrical Engineering degree in applied sciences from the Katholieke Universiteit Leuven, Belgium, in 2005. Currently, she is a Professor at ITU. Her main research interests include cryptography, embedded systems, and side-channel attacks.

Skills

C/C++ Matlab System Verilog Verilog VHDL

Area of Expertise

Academic: Research Academic: Teaching Circuits: Memory Circuits: Microcontrollers Circuits: Signal Processing Digital: Placement and Routing Digital: RTL Digital: Synthesis Digital: Verification Miscellaneous: Cryptography Miscellaneous: Neural Networks SoC: Floorplanning SoC: Verification System: FPGA Programming
entry image

Julio Nunes Avelar

Skills

C/C++ Python Verilog

Area of Expertise

Academic: Student
entry image

Rohan Gupta

Student interested in hardware design and VLSI

Skills

C/C++ Matlab Verilog

Area of Expertise

Academic: Student
entry image

Angel Ramses Navarro Lopez

Skills

C/C++ Python System Verilog Verilog

Area of Expertise

Academic: Research Academic: Student Circuits: Microcontrollers Digital: Placement and Routing Digital: RTL Digital: Synthesis Digital: Verification System: Test Equipment System: Test Programming