Efabless Logo

Tag Search

"profiles" search for "interests": designing
Open Search

Number of Results: 19

entry image

Ganesh Prasad B K

I am an electronics engineer currently working as an intern in STMicroelectronics.

Skills

Cadence Virtuoso Calibre Eldo Matlab Python Spectre Tcl/Tk Verilog VHDL

Area of Expertise

Academic: Student Analog: Simulation
entry image

shubham trivedi

Skills

Cadence Virtuoso Perl Tcl/Tk bash open sta unix

Area of Expertise

Academic: Student
entry image

Harsh Malpani

I am a college student and want to do certain project work

Skills

Perl Tcl/Tk Verilog opensta

Area of Expertise

Academic: Student
entry image

Emmanuel Walter

Humble spiff.... Python ideas

Skills

Python

Area of Expertise

Academic: Research
entry image

Mahima Saxena

student interested do certain project work

Skills

Perl Tcl/Tk opensta

Area of Expertise

Academic: Student
entry image

Amara Mohith

Skills

Cadence Virtuoso Calibre Matlab Python Spectre Verilog

Area of Expertise

Academic: Research Academic: Student Analog: Design Analog: Modeling Analog: Simulation Analog: Verification Circuits: Power Management
entry image

Shahzaib Kashif

Skills

VHDL

Area of Expertise

Academic: Research Academic: Student
entry image

Chaganati Harsha Vardhan Reddy

I'm Harsha, pursuing my under graduation in the stream of Electronics and Communication Engineering at SRM University AP

Skills

C/C++ Cadence Virtuoso Perl System Verilog Verilog

Area of Expertise

Academic: Student
entry image

Pradeep Purushothaman Vadakkodathu

Skills

C/C++ Matlab System Verilog Tanner L-Edit Tcl/Tk Verilog

Area of Expertise

Digital: RTL Digital: Verification SoC: Verification System: FPGA Programming
entry image

Syed Usman Amin

Skills

C/C++ Cadence Encounter Cadence Virtuoso Calibre Verilog

Area of Expertise

Academic: Research Analog: Design Analog: Modeling Analog: Simulation Circuits: Sensors System: FPGA Programming System: PCB System: Test Programming
entry image

SAKSHI JAISWAL

Student,want to do some project work

Skills

Perl Tcl/Tk opensta

Area of Expertise

Academic: Student
entry image

Mohammad Altamash

Engineering enthusiast

Skills

Internet of Things

Area of Expertise

Academic: Student
entry image

Aaron Rios

SPIDEY fan

Skills

Creative

Area of Expertise

Academic: Student
entry image

Rida Iftikhar

Skills

Cadence Virtuoso Matlab Python Microsoft Office

Area of Expertise

Academic: Student
entry image

Nithin Angadi

I have an enthusiastic to design a SoC.

Skills

C/C++ Cadence Encounter Cadence Virtuoso

Area of Expertise

Academic: Student
entry image

SHILPA PAVITHRAN

RESEARCH SCHOLAR IN RF AND MICROWAVE

Skills

ADS HFSS OPENEMS Python

Area of Expertise

Academic: Research
entry image

M Naveed

MS IC Design Student

Skills

Cadence Genus Cadence Innvous Openlane Verilog

Area of Expertise

Academic: Student
entry image

HARISH N

I new to this feild

Skills

Cadence Virtuoso Verilog

Area of Expertise

Academic: Student
entry image

VISHAL DAS .

Myself is a self-taught Electronics Engineer interested in many engineering topics , eager to know how everything works. I prefer to make things myself with gained knowledge and wants to improve myself and learn new stuffs.

Skills

C/C++

Area of Expertise

Circuits: Microcontrollers Circuits: Sensors System: PCB