Efabless Logo

Tag Search

"profiles" search for "interests": hardware security
Open Search

Number of Results: 9

entry image

Mohammed Nabeel

Learner for life

Skills

Perl Python System Verilog Verilog VHDL

Area of Expertise

Academic: Research Digital: RTL Digital: Synthesis Digital: Verification Miscellaneous: Cryptography System: FPGA Programming
entry image

Daniel Limbrick

I am currently an Associate Professor in the Electrical and Computer Engineering Department at North Carolina Agricultural and Technical State University (NC A&T). As director of the Automated Design for Emerging Process Technologies (ADEPT) laboratory at NC A&T, I research the following questions: (1) how can we make computers more reliable in harsh environments (i.e., ionizing particles, malicious fault injection) and (2) how can we extend Moore’s law (e.g., 3D IC)? To answer these questions, he interrogates the traditional abstraction layers of integrated circuit design (i.e., functional description, circuit design, physical design) to discover design methodologies that are more relevant to these goals.

Skills

C/C++ Cadence Encounter Calibre Magic CAD Matlab ngspice Octave Perl System Verilog Tcl/Tk Verilog VHDL

Area of Expertise

Academic: Research Circuits: Microcontrollers Digital: Placement and Routing Digital: RTL Digital: Synthesis Digital: Verification
entry image

Utsav Banerjee

Assistant Professor (IISc) | Ph.D. & S.M. (MIT) | B.Tech. (IIT-KGP)

Skills

C/C++ Cadence Encounter Cadence Virtuoso Calibre Eagle CAD Matlab ngspice Perl Python Spectre System Verilog Tcl/Tk Verilog

Area of Expertise

Academic: Research Academic: Teaching Analog: Design Analog: Layout Analog: Simulation CAD: Scripting Circuits: Communication Circuits: Filters Circuits: Memory Circuits: Microcontrollers Circuits: Signal Processing Digital: Placement and Routing Digital: RTL Digital: Synthesis Digital: Verification Miscellaneous: Cryptography Miscellaneous: Neural Networks SoC: Floorplanning System: FPGA Programming System: PCB System: Test Equipment
entry image

RECEP GÜNAY

Received B.S. degree from Electrical and Electronics Engineering in Middle East Technical University, Turkey, in 2019. Currently, pursuing M.S. degree from Electronics Engineering in Bogazici University, Turkey. Research interests are computer architecture, hardware security and secure memory architecture

Skills

C/C++ Cadence Virtuoso Magic CAD System Verilog Verilog

Area of Expertise

Academic: Student Circuits: Memory Circuits: Microcontrollers Digital: RTL Digital: Synthesis Digital: Verification Miscellaneous: Cryptography System: FPGA Programming
entry image

Benjamin Yeffeth

Computer Engineering Student and hardware design enthusiast. Enjoys programming and soldering.

Skills

C/C++ Cadence Virtuoso Matlab ngspice Octave Python Verilog

Area of Expertise

Academic: Student Circuits: Microcontrollers Digital: RTL
entry image

Faiek Ahsan

Skills

C/C++ Cadence Encounter Cadence Virtuoso

Area of Expertise

Academic: Research Analog: Design Digital: RTL Miscellaneous: Cryptography
entry image

Jim Plusquellic

I am a Professor at the University of New Mexico, and participate in two startups, Enthentica and IC-Safety, LLC to build PUF technology

Skills

C/C++ Cadence Virtuoso

Area of Expertise

Academic: Research
entry image

Leonardo Hernandez

Skills

Matlab Analog digital

Area of Expertise

Circuits
entry image

Duy-Hieu Bui

Skills

C/C++ Python System Verilog System-C Tcl/Tk Verilog VHDL

Area of Expertise

Academic: Research Academic: Teaching Digital: Placement and Routing Digital: RTL Digital: Synthesis Digital: Verification Miscellaneous: Cryptography SoC: Floorplanning System: FPGA Programming