Efabless Logo

Tag Search

"profiles" search for "interests": Teaching
Open Search

Number of Results: 5

entry image

KADAR A A

I am researcher with goals of developing high end technologies for the future.

Skills

C/C++ Cadence Virtuoso Calibre Eldo Leadership Matlab ngspice Tanner L-Edit Verilog VHDL

Area of Expertise

Academic: Research Academic: Teaching Analog: Design Analog: Layout Analog: Modeling Analog: Simulation Digital: RTL System: FPGA Programming
entry image

Azhar Din

Passionate about engineering and electronics. Love teaching and mentoring. Highly experience in analogue and RF electronics and enjoy managing projects.

Skills

Cadence Virtuoso Calibre Diva Leadership Matlab Perl Spectre

Area of Expertise

Analog: Design Analog: Layout Analog: Modeling Analog: Simulation Analog: Verification Business: Design Services Business: Management CAD: Scripting Circuits: Communication Circuits: Filters Circuits: Power Management Circuits: Sensors SoC: ESD SoC: Floorplanning SoC: Verification System: Fabrication Process System: PCB System: Test Equipment
entry image

James Thomas Doyle

Semi retired adjunct professor 45 years of IC design experience in mixed signal with over 100 patents. Presently entrepreneur working on PhD at ASU Have facilities and equipment to design and characterize chips at home lab and at 2 universities.

Skills

Cadence Virtuoso

Area of Expertise

Analog: Design
entry image

Syed Asad Alam

Post-doctoral research fellow in the discipline of Software and Systems, School of Computer Science and Statistics, Trinity College Dublin, with a keen interest in learning new things, specially related to computer science and engineering. Around 4 years experience of teaching and research and more than 10 years of experience in architecture design, optimization, analysis, implementation and verification of digital and digital signal processing systems on FPGAs and ASICs. Diversifying research career by working on quantization of deep convolution neural networks. Author of three peer reviewed journal publications and five international conference publications.

Skills

C/C++ Matlab Python System Verilog Verilog VHDL

Area of Expertise

Academic: Research Academic: Teaching Circuits: Filters Circuits: Microcontrollers Circuits: Signal Processing Digital: RTL System: FPGA Programming
entry image

Loester Franco Botelho

Skills

C/C++ Cadence Virtuoso System Verilog Verilog VHDL

Area of Expertise

Academic: Research Academic: Student Academic: Teaching Circuits: Microcontrollers Digital: RTL Digital: Synthesis Digital: Verification System: PCB