Efabless Logo

Tag Search

"profiles" search for "interests": Physics

Number of Results: 12

Stepan Sutula

I received the B.S. degree in Industrial Electronics Engineering from the Universitat Politècnica de Catalunya, Spain, in 2007, and the M.S. degree in Micro- and Nanoelectronics Engineering in 2009 and the Ph.D. degree in Microelectronics and Electronic Systems in 2015 both from the Universitat Autònoma de Barcelona, Spain. From 2006 to 2008, I was with Investigation Total Ware, S.A., Spain, where I was engaged in analog and mixed-signal circuit design for highly reliable wireless telecommunication systems. From 2008 to 2015, I was with the Integrated Circuits and Systems design group at the Institut de Microelectrònica de Barcelona, CNM, CSIC, Spain, designing low-power high-precision mixed-signal ASICs for integrated smart sensors and IP blocks. From 2015 to 2016, I was with Broadcom Ltd., Barcelona, Spain, developing low-power CMOS IPs like low-temperature-drift oscillators, varible-temperature-coefficient current/voltage generators, temperature sensors, cross-domain level shifting and biasing circuits, touch-sensor transmitter drivers. I am co-author of 12 publications and participant in several research and industrial projects using a wide range of CMOS technology nodes. I am recipient of the 2007 Highest Grade Point Average in the Graduating Class Award, the 2014 Best Paper Award and the 2015 Student Best Paper Award Honorable Mention. My skills include: high-performance continuous-time/switched-capacitor circuits such as low-power high-resolution ADCs/DACs using Class-AB OpAmps; system high-level modeling (SciPy/Sage, Matlab); system electrical-level modeling (Verilog/-A/-AMS); EKV circuit-level modeling; full-custom IC design cycle (gEDA Tools/Cadence Virtuoso: from schematics to layout and verification); development of low-noise and low-distortion test equipment (including microcontrollers and FPGAs) and software (using C++, Tcl, VB, Python); and, experimental IC measures and parameter extraction.

Aled Cuda

I'm a physics major studying at UC Berkeley interested in accelerating research and computational workloads with modern VLSI and FPGA tech.

POEM Technology, LLC

POEM Technology is a vertically integrated IoT company that develops cellular-connected sensor systems.

Skills

Eagle CAD

Area of Expertise

Circuits: Sensors

Damjan Mustur

I am an electronics engineer from Montenegro, specializing in integrated electronics design and simulation. My greatest interest is in the field of analog ICs, especially applications in the medical field. Other interests are mathematics(dynamical systems foremost), physics simulations using numerical methods and so on. I also like to spend my spare time making a game engine in C++

Beyza KARARTI

Hey! My name is Beyza and I'm an Electrical & Electronical Engineering student in Turkey. My aim is to bring together the knowledge I've gained about science and technology with other people. The more we learn and the more we develop, the better a mark we leave in the world of science. I'm constantly improving myself for a better future, and I am trying to gain as much information as possible.

Md. Tasfiq Rahman

I am a sophomore BSc student. My major is EEE. I am studying at Bangladesh University of Engineering Technology. I want to use my academic skill to contribute to the fundamental field of particle physics.

Area of Expertise

Academic: Student

Devadut S Balan

I am Electronics and Communications Engineering

Sai Srinivas TNS

VLSI DOMAIN SKILLS --------------------------- • Digital Electronics • HDL: Verilog • HVL: System Verilog • TB Methodology: UVM • Protocols: APB, UART, I2C, SPI • EDA Tools: Modelsim, Quartus Prime, Questasim. VLSI RTL SKILLS ---------------------- • Digital Skills : Combinational and Sequential circuits • FSM • Memories • Verilog : Data types • Operators • BA and NBA • Delays in Verilog • Begin-end and fork-join Blocks • System tasks and Function • Compiler directive • FSM Coding. VLSI VERIFICATION SKILLS ------------------------------------ • System Verilog HVL: Data Types • Memories • Interface • OOPS • Constraint Randomization • Threads • Functional coverage • CRCDV • SV Testbench (Hands on SV Testbench) • Universal Verification Methodology: UVM Objects and Components • UVM Factory • UVM Phases • UVM Configuration • TLM • Virtual Sequence and Sequencer • UVM Testbench (Hands on UVM Testbench).

alex morgan

He/Him High School Student Just a regular student who is doing things impulsively (more like out of boredom).

Skills

Python

Area of Expertise

Academic: Student