Efabless Logo

Tag Search

"profiles" search for "interests": Crypto
Open Search

Number of Results: 15

entry image

Altug Somay

ASIC/FPGA Digital Design Engineer

Skills

C/C++ Matlab Tcl/Tk Verilog VHDL

Area of Expertise

Academic: Research Digital: RTL Digital: Synthesis Digital: Verification
entry image

Kevin Mathews

Skills

C/C++ Cadence Virtuoso Eagle CAD

Area of Expertise

System: Quality Assurance Yield Enhancement
entry image

Mohammed Nabeel

Learner for life

Skills

Perl Python System Verilog Verilog VHDL

Area of Expertise

Academic: Research Digital: RTL Digital: Synthesis Digital: Verification Miscellaneous: Cryptography System: FPGA Programming
entry image

Utsav Banerjee

Assistant Professor (IISc) | Ph.D. & S.M. (MIT) | B.Tech. (IIT-KGP)

Skills

C/C++ Cadence Encounter Cadence Virtuoso Calibre Eagle CAD Matlab ngspice Perl Python Spectre System Verilog Tcl/Tk Verilog

Area of Expertise

Academic: Research Academic: Teaching Analog: Design Analog: Layout Analog: Simulation CAD: Scripting Circuits: Communication Circuits: Filters Circuits: Memory Circuits: Microcontrollers Circuits: Signal Processing Digital: Placement and Routing Digital: RTL Digital: Synthesis Digital: Verification Miscellaneous: Cryptography Miscellaneous: Neural Networks SoC: Floorplanning System: FPGA Programming System: PCB System: Test Equipment
entry image

Calvin

PhD student working on a superconducting FPGA design aiming to work on neuromorphic computing in the future.

Skills

C/C++ Perl Python System Verilog spice Klayout QEDA Verilog-to-routing

Area of Expertise

Academic: Research CAD: Scripting CAD: Tool Development Digital: Placement and Routing Digital: RTL Digital: Synthesis Digital: Verification Physical Layout FPGA Architecture
entry image

Adan Kvitschal

I work with embedded systems, analog electronics and general physics research. I founded a small engineering services company in Brazil, currently working with a team of 3 engineers to create products and help companies on their way to to production.

Skills

C/C++ ngspice Python Altium Designer javascript zephyr

Area of Expertise

Academic: Research Academic: Teaching Analog: Design Analog: Modeling Business: PCB Manufacture Circuits: Microcontrollers RF: Design
entry image

Faraz Shoukat

High Performance, High Frequency Analog, Microwave, RF and Optical Chip and Package Test Software and Hardware, Multi-Chip System Integration and Reliability

Skills

Cadence Virtuoso Leadership Python Scilab Spectre

Area of Expertise

Analog: Modeling Analog: Simulation Analog: Verification Business: Design Services CAD: Scripting CAD: Tool Development Circuits: Communication Circuits: Filters System: Chip Editing System: Packaging System: PCB System: Power Integrity System: Quality Assurance System: Test Equipment System: Test Programming
entry image

Mustafa Khairallah

Cryptography and security researcher at Seagate Technology

Skills

C/C++ Cadence Encounter Matlab Octave perl Python Software Developer System Verilog Tcl/Tk Verilog VHDL

Area of Expertise

Academic: Research CAD: Scripting Digital: Placement and Routing Digital: RTL Digital: Synthesis Digital: Verification Miscellaneous: Cryptography SoC: Verification
entry image

Benjamin Yeffeth

Computer Engineering Student and hardware design enthusiast. Enjoys programming and soldering.

Skills

C/C++ Cadence Virtuoso Matlab ngspice Octave Python Verilog

Area of Expertise

Academic: Student Circuits: Microcontrollers Digital: RTL
entry image

HaiYang Yu

A Geek

Skills

C/C++ Cadence Virtuoso Matlab Python Tcl/Tk Verilog

Area of Expertise

Circuits: Microcontrollers System: FPGA Programming
entry image

Berna Ors Yalcin

Berna Örs Yalçın received the Electronics & Communication Engineering degree and the MSc degree in 1995 and 1998, respectively, both from the Istanbul Technical University (ITU), Turkey. She received the Electrical Engineering degree in applied sciences from the Katholieke Universiteit Leuven, Belgium, in 2005. Currently, she is a Professor at ITU. Her main research interests include cryptography, embedded systems, and side-channel attacks.

Skills

C/C++ Matlab System Verilog Verilog VHDL

Area of Expertise

Academic: Research Academic: Teaching Circuits: Memory Circuits: Microcontrollers Circuits: Signal Processing Digital: Placement and Routing Digital: RTL Digital: Synthesis Digital: Verification Miscellaneous: Cryptography Miscellaneous: Neural Networks SoC: Floorplanning SoC: Verification System: FPGA Programming
entry image

Ruben Chaudhary

Skills

C/C++ Python

Area of Expertise

Academic: Student Miscellaneous: Cryptography System: Test Equipment System: Test Programming
entry image

Rob Yates

Skills

Leadership

Area of Expertise

Business: Management Circuits: Sensors Circuits: Signal Processing Digital: RTL
entry image

Jevin Sweval

Senior security researcher, compiler/binary hacker, NFC ninja, hardware hacker with a FPGA hammer. Previously Pay Security.

Skills

C/C++ Eagle CAD Matlab ngspice Octave Perl Python Software Developer System Verilog Tcl/Tk Verilog VHDL

Area of Expertise

CAD: Scripting CAD: Tool Development Circuits: Microcontrollers Digital: RTL Digital: Verification Miscellaneous: Cryptography System: FPGA Programming System: PCB System: Quality Assurance System: Test Equipment System: Test Programming
entry image

Josh Ennis

Electrical Engineering Student at the University of North Texas. Aspiring Digital IC Designer.

Skills

Matlab Python VHDL

Area of Expertise

Academic: Student