Efabless Logo

Tag Search

"profiles" search for "area_of_expertise": System: Packaging
Open Search

Number of Results: 26

entry image

Jayakumar Janarthanam

20+ Years of Experience in Chip Design

Skills

Cadence Encounter Cadence Virtuoso Calibre Leadership Verilog

Area of Expertise

Digital: Placement and Routing Digital: RTL Digital: Synthesis SoC: Floorplanning System: Fabrication Process System: Packaging
entry image

Rich Klinger

Skills

C/C++ Cadence Virtuoso Eldo Leadership Matlab Octave Perl Python SKILL Spectre SPICE Opus Tanner L-Edit Tcl/Tk Verilog

Area of Expertise

Analog: Design Business: Design Services Circuits: Power Management Circuits: Sensors Miscellaneous: Neural Networks System: FPGA Programming System: Packaging System: PCB System: Test Equipment System: Test Programming
entry image

Alaa Safwat

i'm expert analog mixed signal IC design engineer 7 years experience

Skills

Cadence Virtuoso Calibre Spectre

Area of Expertise

Analog: Design Analog: Layout Analog: Modeling Analog: Simulation Analog: Verification Circuits: Power Management Circuits: Sensors Circuits: Signal Processing System: Chip Editing System: Packaging
entry image

Amr Walid

Experienced Mixed Signal Design Engineer with a demonstrated history of working in the semiconductors industry. Skilled in Data Conversion, Analog Circuit Design, CMOS and Mixed Signal. Strong engineering professional with a Master's degree focused in Electronics Engineering from Ain Shams University.

Skills

Analog Circuit Design Cadence Virtuoso Matlab PCB Design verilog A

Area of Expertise

Academic: Research Analog: Design Analog: Layout Analog: Modeling Analog: Simulation Analog: Verification Business: Packaging Business: PCB Manufacture Circuits: Sensors System: Packaging System: PCB System: Test Equipment
entry image

Sahand Noorizadeh

Skills

Matlab Python RF Analog

Area of Expertise

Analog: Design Analog: Layout Analog: Modeling Analog: Simulation Analog: Verification Circuits: Filters System: Packaging System: PCB System: Signal Integrity System: Test Equipment
entry image

Jeremy Popp

Principal engineer leading PNT product development at GE Aerospace

Skills

C/C++ Cadence Virtuoso Calibre Matlab Perl Python System Verilog Verilog

Area of Expertise

Analog: Design Analog: Layout Analog: Modeling Analog: Simulation Analog: Verification Business: Management Business: Patents CAD: Scripting CAD: Tool Development Circuits: Communication Circuits: Microcontrollers Circuits: Sensors Circuits: Signal Processing Digital: RTL Miscellaneous: Neural Networks System: Fabrication Process System: FPGA Programming System: Packaging System: PCB System: Quality Assurance System: Signal Integrity System: Test Equipment
entry image

Faraz Shoukat

High Performance, High Frequency Analog, Microwave, RF and Optical Chip and Package Test Software and Hardware, Multi-Chip System Integration and Reliability

Skills

Cadence Virtuoso Leadership Python Scilab Spectre

Area of Expertise

Analog: Modeling Analog: Simulation Analog: Verification Business: Design Services CAD: Scripting CAD: Tool Development Circuits: Communication Circuits: Filters System: Chip Editing System: Packaging System: PCB System: Power Integrity System: Quality Assurance System: Test Equipment System: Test Programming
entry image

Samson Melamed

Skills

C/C++ Cadence Encounter Cadence Virtuoso Calibre Eagle CAD Electric CAD Matlab Octave Perl Python SKILL Spectre Tcl/Tk Verilog VHDL

Area of Expertise

Academic: Research CAD: Scripting CAD: Tool Development Digital: Placement and Routing System: Fabrication Process System: Packaging
entry image

Eric Udelhoven

Skills

Python

Area of Expertise

Business: PCB Manufacture System: Fabrication Process System: Packaging
entry image

Jeremy H

Skills

C/C++

Area of Expertise

System: Packaging
entry image

Sachtony

administrator

Skills

C/C++ Software Developer System-C

Area of Expertise

Business: Design Services Business: Management Business: Packaging Circuits: Power Management System: Packaging System: Quality Assurance System: Signal Integrity
entry image

Nagaraj Ananthapadmanabhan

Skills

Cadence Encounter Cadence Virtuoso Leadership Matlab Python Spectre Tanner L-Edit Verilog VHDL

Area of Expertise

Analog: Design Analog: Layout Analog: Modeling Analog: Simulation Analog: Verification Business: Design Services Business: Management Circuits: Communication Circuits: Filters Circuits: Memory Circuits: Power Management Circuits: Sensors Circuits: Signal Processing Digital: Placement and Routing Digital: RTL Digital: Synthesis Digital: Verification SoC: ESD SoC: Floorplanning System: Fabrication Process System: Packaging System: PCB
entry image

Muhammad Farid ud Din

Skills

C/C++ Cadence Virtuoso Calibre Matlab Python Verilog

Area of Expertise

Academic: Research Analog: Design Analog: Layout Analog: Modeling Analog: Simulation Circuits: Filters Circuits: Memory Digital: Placement and Routing Digital: RTL Digital: Synthesis System: Packaging System: PCB System: Signal Integrity
entry image

Muhammad Farid Ud Din

Skills

C/C++ Cadence Virtuoso Calibre Matlab Python Spectre Verilog

Area of Expertise

Academic: Research Academic: Student Analog: Design Analog: Layout Analog: Modeling Analog: Simulation Circuits: Filters Circuits: Memory Circuits: Microcontrollers Circuits: Signal Processing Digital: DFT Digital: Placement and Routing Digital: RTL Digital: Synthesis System: Packaging System: PCB System: Signal Integrity
entry image

Ai640

Innovative developer with recognized success at designing, testing, implementing and maintaining computer hardware and software. Critical thinking and forward-focused professional coding in various programming languages. Delivers clear and engaging communications to colleagues and customers and inspires enthusiasm for engineered products and systems.

Skills

Software Developer

Area of Expertise

Circuits: Memory Circuits: Microcontrollers Digital: Verification Miscellaneous: Cryptography System: Packaging System: Test Equipment
entry image

Amudhan Balasubramanian

Over 25+ years of experience Silicon Engineer with focus on taking a Silicon from GDS2 to PRQ. Involved in Wafersort testing, Packaging, Packaging Testing, Silicon Characterisation - Electrical & Functional, Package Qualification, Reliablity testing and Yield management

Skills

Leadership Python Verilog

Area of Expertise

Business: Foundry Services Business: Management Business: Packaging Business: PCB Manufacture System: Fabrication Process System: Packaging System: PCB System: Quality Assurance System: Test Equipment System: Test Programming
entry image

Denise Cocco

President and CEO

Skills

C/C++ Cadence Encounter Cadence Virtuoso Calibre Eldo Matlab Perl Python SKILL Spectre SPICE Opus System Verilog Tanner L-Edit Verilog

Area of Expertise

Analog: Modeling Analog: Simulation Analog: Verification Business: Design Services Business: Foundry Services Business: Packaging Circuits: Communication Circuits: Filters Circuits: Memory Circuits: Power Management Circuits: Sensors Circuits: Signal Processing Digital: Placement and Routing Digital: RTL SoC: ESD SoC: Floorplanning SoC: Verification System: Chip Editing System: Fabrication Process System: Packaging System: Quality Assurance
entry image

Pratika Tripathi

I am Pratika Tripathi. I am in my final year of Btech. I am very interested in physical designing of IC. I had even taken 3 courses of kunal ghosh sir on physical design, stay, and cts. I am doing my final year project in physical design.

Skills

veilog vhdl asic flow physical design sta fpga vlsi

Area of Expertise

Academic: Research Digital: Placement and Routing Digital: RTL Digital: Synthesis SoC: Floorplanning System: Fabrication Process System: FPGA Programming System: Packaging
entry image

Patrick Degenaar

I am a professor of Neuroprosthetics at Newcastle University. My primary interest is in developing implantable medical devices to treat neurological conditions.

Skills

Cadence Virtuoso Leadership Matlab Octave

Area of Expertise

Academic: Teaching Analog: Design Analog: Layout System: Fabrication Process System: Packaging
entry image

Klaus V

Analog mixed signal Asic design

Skills

Cadence Virtuoso Calibre Diva Matlab Octave Perl SKILL Spectre Verilog VHDL

Area of Expertise

Analog: Design Analog: Layout Analog: Simulation Circuits: Communication Circuits: Filters Circuits: Memory Circuits: Power Management Circuits: Sensors Circuits: Signal Processing Digital: DFT Digital: RTL Digital: Synthesis System: Packaging
entry image

Pascal Buchschacher

designer oldy

Skills

Cadence Virtuoso

Area of Expertise

Academic: Research Academic: Teaching Analog: Design Analog: Layout Analog: Modeling Analog: Simulation Analog: Verification Business: Marketing Circuits: Sensors Digital: RTL SoC: Verification System: Packaging
entry image

Qiuyuan Wang

Graduate student in MIT EECS trying to combine stochastic MTJ devices to silicon

Skills

C/C++ Cadence Virtuoso Matlab Python Spectre System Verilog Verilog Altium Designer

Area of Expertise

Academic: Research Academic: Student Analog: Design Analog: Layout Analog: Simulation CAD: Scripting Circuits: Communication Circuits: Memory Circuits: Microcontrollers Circuits: Power Management Digital: RTL Digital: Synthesis System: Fabrication Process System: FPGA Programming System: Packaging System: PCB System: Test Equipment System: Test Programming
entry image

Boyan Boyanov

Jack of all trades

Skills

Matlab Python Tanner L-Edit

Area of Expertise

Circuits: Sensors Circuits: Signal Processing System: Fabrication Process System: Packaging System: Quality Assurance System: Test Equipment
entry image

Renuka Prasad

I am electronics engineer with 30years experience. I have very good expertise in IC packaging.

Skills

C/C++ Python System Verilog Verilog

Area of Expertise

Digital: Verification SoC: Verification System: Packaging System: PCB
entry image

Geo Jo

Skills

C/C++ Cadence Encounter Cadence Virtuoso Calibre Diva Eagle CAD Eldo Electric CAD Hercules Leadership Magic CAD Matlab Netgen ngspice Octave Perl Python Scilab SKILL Software Developer Spectre SPICE Opus System Verilog System-C Tanner L-Edit Tcl/Tk Verilog VHDL

Area of Expertise

Academic: Research Academic: Teaching Analog: Design Analog: Layout Analog: Modeling Analog: Simulation Analog: Verification Business: Design Services Business: Foundry Services Business: Management Business: Marketing Business: Packaging Business: Patents Business: PCB Manufacture Business: Public Relations Business: Sales CAD: Scripting CAD: Tool Development Circuits: Communication Circuits: Filters Circuits: Memory Circuits: Microcontrollers Circuits: Power Management Circuits: Sensors Circuits: Signal Processing Digital: DFT Digital: Placement and Routing Digital: RTL Digital: Synthesis Digital: Verification Miscellaneous: Cryptography Miscellaneous: Neural Networks SoC: ESD SoC: Floorplanning SoC: Verification System: Chip Editing System: Fabrication Process System: FPGA Programming System: Packaging System: PCB System: Power Integrity System: Quality Assurance System: Signal Integrity System: Test Equipment System: Test Programming
entry image

Alberto Gomez

Passionate about Open Source RF Design!

Skills

Analog IC Design C/C++ Matlab Python Scilab

Area of Expertise

Analog: Design Analog: Simulation CAD-Scripts SOC-ESD System: Packaging