Efabless Logo

Tag Search

"profiles" search for "skills": DC
Open Search

Number of Results: 12

entry image

Caspar van VRoonhoven

>10 years of experience in precision analog and sensor interface IC design.

Skills

C/C++ Cadence Virtuoso Leadership Python SKILL Spectre Verilog Precision Verilog-AMS ADCs Sensors Reference circuits

Area of Expertise

Analog: Design Analog: Layout Analog: Modeling Analog: Simulation Analog: Verification Circuits: Sensors
entry image

ardencaple

Semiconductor professional with 40 years experience. I act as a technical consultant, design consultant, or architect for SoCs, embedded systems etc.

Skills

C/C++ Leadership Python Verilog VHDL DC PrimeTime

Area of Expertise

CAD: Scripting Circuits: Filters Circuits: Microcontrollers Circuits: Signal Processing Digital: RTL Digital: Synthesis Digital: Verification SoC: Verification System: Fabrication Process System: FPGA Programming Digital audio IoT Soc Mixed Signal
entry image

Ahmed Ramzy

Skills

C/C++ Octave System Verilog Tanner L-Edit Verilog VHDL ICC DC

Area of Expertise

Digital: Placement and Routing Digital: RTL Digital: Synthesis
entry image

Roman Gauchi

Roman Gauchi received the M.Sc. in Electrical Engineering from Polytech Grenoble, France in 2017 and the Ph.D. in Electrical Engineering from CEA-LIST, Grenoble, and University of Grenoble Alpes, France in 2021. Dr. Gauchi is a Postdoctoral Research Associate at the University of Utah, since March 2021. His main research interests are emerging technologies and reconfigurable architectures, digital integrated circuit design and embedded software.

Skills

C/C++ DC Python System-C Verilog VHDL

Area of Expertise

Digital: Placement and Routing Digital: RTL Digital: Synthesis System: FPGA Programming
entry image

Anand Chaudhary

Skills

Analog Design ADC LDO

Area of Expertise

Analog: Design
entry image

Jaehyeok Jang

Skills

ATPG CDC DFT Lint RTL coding Specification Static Timing Analysis Synthesis Simulation

Area of Expertise

Digital Design
entry image

VLSI Project

Skills

Electric CAD Verilog adc

Area of Expertise

Academic: Student
entry image

Yunus Emre ERYILMAZ

Skills

C/C++ Python Tcl/Tk Verilog Synopsys DC NXT

Area of Expertise

Academic: Research Academic: Student Digital: Placement and Routing
entry image

Nikolaos Giannopoulos

Skills

C/C++ Cadence Virtuoso Python System Verilog Tcl/Tk Verilog SDC

Area of Expertise

Academic: Student
entry image

Nandhini Jayapandian

Skills

Verilog Synopsys DC Synopsys ICC Synopsys ICC2 RedHawk

Area of Expertise

VLSI
entry image

Mohamed Hossam

My name is Mohamed, I'm from Egypt, I'm studying at the electronics and communications engineering department at Cairo University, I'm an undergraduate student and my expected graduation year is 2024. I am interested in digital design track, I have done many projects related to this field. I am very passionate to get this experience and I am sure that I will do great work with you.

Skills

Tcl/Tk Verilog STA Power aware Design PnR DFT CDC Synopsys Design Compilier

Area of Expertise

Academic: Student
entry image

Likhit Daggubati

Skills

Perl Python Tcl/Tk Verilog Synopsys DC Synopsys ICC2 Synopsys PT Synopsys StarRC-XT

Area of Expertise

Digital: Synthesis SoC: Floorplanning System: Chip Editing